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Abstract.
Shrinking feature sizes and energy levels coupled with high clock rates and
decreasing node capacitance lead us into a regime where transient errors in logic cannot
be ignored. Consequently, several recent studies have focused on feed-forward spatial
redundancy techniques to combat these high transient fault rates. To complement
these studies, we analyze ﬁne-grained rollback techniques and show that they can oﬀer
lower spatial redundancy factors with no signiﬁcant impact on system performance for
fault rates up to one fault per device per ten million cycles of operation (Pf = 10−7 )
in systems with 1012 susceptible devices. Further, we concretely demonstrate these
claims on nanowire-based Programmable Logic Arrays. Despite expensive rollback
buﬀers and general-purpose, conservative analysis, we show the area overhead factor
of our technique is roughly an order of magnitude lower than a gate-level feed-forward
redundancy scheme.

1. Introduction
Shrinking feature sizes make our components more susceptible to transient faults for
two reasons:
(i) The fault rate of each individual device increases. That is, feature size scaling and
voltage level reduction shrinks the amount of critical charges holding logical state
on each node; this in turn makes each node more susceptible to transient faults,
e.g. an ionized particle strike has higher likelihood of being fatal as the critical
charge is reduced in a node [1].
(ii) The number of devices we can place per chip increases with shrinking feature size;
consequently, each chip packs more devices which may fail.
At the chip level, fault rate increases approximately as the product of these two eﬀects
(See Equation 2 and associated text). Consequently, fault tolerant design approaches
will soon become an inevitable part of system design.
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Fault tolerant approaches must detect or correct transient errors in the system.
Error detection or correction requires some form of information redundancy, which
usually results in additional area overhead in the system. Minimizing area overhead
at a given reliability level is the primary goal and the key metric in this ﬁeld; this
optimization becomes more challenging as the device fault rate increases. In this article
we show that by exploiting a new class of fault tolerant approaches, i.e. Fine-Grained
Rollback Recovery, we can design reliable nanotechnology systems that have close to a
factor of six lower area compared to the previous fault tolerant nanotechnology designs
that were based on von Neumann’s Feed-Forward recovery scheme [2, 3].
Generally in Rollback Recovery techniques, errors are detected with spatial
redundancy (e.g. a duplicated copy of the logic) and corrected with temporal redundancy
(e.g. repeating the operation). The system runs at high speed when there are no errors,
but when an error is detected, the system stops and repeats the aﬀected operation to
generate the correct result. Rollback Recovery schemes exploit the fact that most of the
operation cycles pass with no error occurrence, and therefore the recovery process occurs
infrequently and the throughput impact is potentially low. In contrast, Feed-Forward
Recovery schemes provide enough spatial redundancy in the system to detect and correct
errors with no temporal redundancy (e.g. voting among three copies of logic).
The key advantage of rollback recovery schemes is lower area overhead compared to
feed-forward recovery schemes. This is already clear with the simplest examples of rollback and feed-forward recovery techniques. The Triple Modular Redundancy with a voter
(a feed-forward recovery scheme) takes roughly 3 times the area of the unprotected design; while Duplication with Comparison system (a rollback recovery) takes only 2 times
the area. The Triple Modular Redundancy and Duplication with Comparison system are
only adequate when the fault rate is suﬃciently low; i.e. they correct or detect single
error in the system. As fault rates and reliability goals increase, the gap between these
two techniques widens, as we quantify in this article.
There are fundamental reasons for the Rollback Recovery scheme to be more area
eﬃcient than Feed-Forward schemes. When transient faults do not occur on most of
the cycles, the spatial redundancy in the feed-forward recovery is not used most of the
time; therefore the large area allocated for correction is eﬀectively wasted on most of
the cycles. On the other hand the time redundancy used for correction in the rollback
recovery system is spent only when it is needed, i.e. an error is detected. This allows
Rollback scheme to be more eﬃcient in both area and area-time product.
Despite the absolute advantage of the traditional rollback recovery in area overhead,
there is a potential throughput drop in the rollback approach used for nanotechnology
systems if it is not designed properly. That is, if rollback occurs too frequently, it
can have a signiﬁcant, detrimental impact on throughput. In traditional systems with
low device fault rate and smaller system size, rollback frequency is guaranteed to be
low. However in nanoscale systems, the fault rate will be much higher and the system
size will be much larger; both eﬀects increase the rollback frequency and therefore
can severely impact the system performance. To make the rollback technique work for

Fault Tolerant Sublithographic Design with Rollback Recovery

3

nanotechnology devices, we explore Fine-grained Rollback. In this technique we partition
the system into small blocks and apply rollback recovery on each block independently. If
the blocks size is small enough to guarantee infrequent error occurrence and consequently
infrequent rollback operation in each block, then high system performance is achievable.
To optimize the performance furthermore, we implement streaming buﬀers between the
blocks. This allows blocks to operate independently reducing the impact of each error.
As demonstrated later in this article (Sections 3.3 and 5), these techniques help maintain
high system performance for a wide range of fault rates.
To further keep overhead low and minimize the complexity of the rollback process,
we exploit devices with diﬀerent reliability factors. For example, reliable controllers,
which takes a tiny fraction of the system area, are implemented with coarser, more
reliable devices, while the rest of the circuitry is implemented with smaller but less
reliable devices. Since only a tiny fraction of the system use coarse devices, their use
has negligible impact on the design area. This same strategy is also used in some of the
feed-forward schemes [2, 3, 4].
To demonstrate the beneﬁt of the Fine-Grained Rollback technique, we develop
full area and reliability estimate for the rollback recovery technique and ground a
detailed area and reliability analysis in a speciﬁc nanotechnology architecture model
of the nanoPLA [5]. We also introduce a novel eﬃcient multi-way comparator design,
optimized for nanoPLA architecture model, or any other two-level implementation.
The rest of this article is organized as follows: Section 2 reviews sources of transient
faults and recent fault tolerant designs for nanotechnology device. The details of our ﬁnegrained rollback design are developed in Section 3. In Section 4, we show how this design
can be implemented with the nanoPLA architecture model. In Section 5, we compute
the reliability of the system and show that for a high reliability goal (Failure In Time,
FIT, of 360) the redundancy of our technique is much lower than a feed-forward recovery
scheme. Section 6 provides the complete area estimation results, including performance
simulations of the system to estimate the throughput impact. The conclusion comes in
Section 7.
2. Background
2.1. Transient Fault Sources
Many diﬀerent sources can give rise to transient faults including: high energy ionized
particles impacts, thermal noise, shot noise, and power supply noise. Advanced VLSI
systems with lower supply voltages and higher system integration (i.e. integrating
more devices which may fail) increase the probability that any of the above sources
disrupts logic. Feature size and voltage scaling lead to small node capacitance and
voltage, resulting in decreased critical charge on nodes holding logical states. With
fewer electrons representing states, each node in the system becomes more susceptible
to charge disruption. For example, high energy ionized particles, such as alpha particles,
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Figure 1. This ﬁgure shows how the device (e.g. transistor, nanowire) failure
rate increases with the system frequency when current per nanowire is 100 nA.

disrupt logic by removing the critical charges at a node. Not all the alpha particle hits
are fatal, but as the critical charge reduces the probability that an alpha particle hit
becomes fatal increases. It has been shown that alpha particle induced transient fault
rates increases 30 times as the manufacturing process goes from 0.25 micron to 0.18
micron and the supply voltage drops from 2V to 1.6V; at the same time the transient
fault rates due to the neutron’s impact increased by 20% [1].
As we increase the clock frequency and further reduce supply voltage, shot noise
becomes a signiﬁcant source of transient faults [6]. Fault rate due to shot noise increases
as the on-state current decreases. Here we estimate the on-state current to predict
the device fault rate. The on-state current is estimated using the maximum tolerable
power dissipation in the system. Based on ITRS 2005, the maximum tolerable power
dissipation in the system is around 250 W/cm2 [7]. If the system works at 1 V, the
maximum current consumed per area is 250 A/cm2 . Using the nanoPLA structure
(Section 4), the nanowire density of this structure is ≈ 240 × 107 /cm2 . Therefore
each nanowire has a drive current around 100 nA. Using the analysis and computation
from [6], we can estimate the device fault rate of such system. Figure 1 shows how
the fault rate grows as a function of system frequency when on-state current equals to
100 nA. For operating frequencies in the 1–5 GHz range, this model suggests we may see
individual device (e.g. transistor, nanowire) fault rates, Pf , in the 10−20 to 10−5 range.
2.2. Feature Size Scaling
One of the most important challenges to scaling feature sizes is the cost of the
necessary fabrication process. Sublithographic, bottom-up synthesis techniques may
oﬀer an economical alternate to costly lithographic feature size scaling. Molecular-scale
electronic elements like nanowires, which are only a few atoms wide and millimeter
long, have been successfully constructed in chemistry labs. These new sub-lithographic
technologies with 10 nm full pitch semiconductor and metal nanowires may enable
tera-scale system integration. In addition to nanowires which provides very high
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interconnect density, sub-lithographic electronic devices have been demonstrated that
enable computation at same small dimensions, including reconﬁgurable molecules [8],
which provides reconﬁgurable switches, and doping techniques [9, 10, 11], which enable
gate-controlled junctions. Using the above devices we can design reconﬁgurable or
restorative nanowire crossbars.
One promising proposed architecture model built upon these nano-scale building
block is the nanoPLA [12] which is an interconnected nanowire crossbars. Each building
block in the nanoPLA model, consists of two reconﬁgurable crossbars and two restorative
crossbars built from the above designs. Each of the nanoPLA building blocks has
functionality similar to a single PLA plane. Section 4 provides more details on the
structure of the nanoPLA.
2.3. Failure In Time
A widely used metric for the reliability of a fault tolerant design is the average number of
failures seen per one billion hours of operation; this is known as the number of “Failures
in Time” or the FIT rate. The system will see device upsets continuously, however, as
long as the system properly detects these upsets and prevents them from propagating
into the computation, the computation remains fault free. As a result, the system runs
correctly until it fails to detect a set of device upsets and allows them to propagate
errors into the computation.
Modern reliable systems demand FIT rates between a hundred and a thousand.
Another system reliability metric is the per cycle system failure probability. The failure
rate of a system is the probability that an undetected error strikes the system on a cycle,
Psys und err . FIT and system failure probability are related through the system clock
speed. The system failure probability is the product of the FIT rate and the number of
cycles in 109 hours:
Psys

und err

= F IT × 3600s/hr × 109 hr × F requency

For example, in a system with FIT=“360” and system frequency of 10 GHz, the
undetected error probability of the system is 10−20 . Since the FIT rate of 360 and
system frequency of 10 GHz are plausible assumptions for future system generation, we
use this minimum system failure rate (Psys und err = 10−20 ) in the simulations in this
article and also recalculate the analysis of the previous work techniques for this failure
rate to compare results.
2.4. Previous Work on Fault Tolerant Nanotechnology Designs
Recent fault tolerant techniques that address high fault rates and high system integration
for nanotechnology designs mainly employed Feed-Forward recovery techniques [2, 3].
In Feed-Forward recovery the designer provides adequate spatial redundancy in the
system such that the errors will be detected and corrected with no interruption in the
computation.
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The common, ﬁne-grained Feed-Forward fault tolerant techniques for nanotechnology designs are based on Multiplexing the logic gates, which was originally developed by
von Neumann as Nand-Multiplexing in 1956 [4]. In the Multiplexing technique, reliability
is achieved by logic replication. Each bit is replicated M times and represented by the
bundle of M wires. Computations are also replicated M times. Majority voting corrects
errors in the logic. To prevent the voters from becoming a single point of failure, the
voters are replicated as well. The trick is to make sure that a stage of computation and
voting reduces the number of errors which exist in the bundle of wires which represent
each bit.
For the multiplexing scheme, each processing unit (nand gate) is replaced by
replicated copies of the processing unit and voters. Each of the M wires of an
input bundle has a separate and independent path through the multiplexed unit. A
multiplexed unit consists of two stages, each using M processing units (nand gate)
(See Figure 2). The ﬁrst stage is the executive stage which performs the actual logic
operation and generates replicated results of the logic (nand function). The second
stage is the restorative stage. The restorative stage performs the redundant voting on the
output of the executive stage and is responsible for improving the output reliability. The
executive stage is connected to the restorative stage through a randomized interconnect;
this randomization improves the reliability of the design by guaranteeing errors arriving
at the restoration stage are statistically independent (Figure 2). In recent work [3],
it is shown that Majority gates perform better than nand gates, resulting in more
compact, fault tolerant designs. All the devices in the ﬁrst and second levels and the
randomized interconnects fail with equal probability. The total area overhead of this
design is lower-bounded by its replication factor. The replication factor of this design
is 2 × M . It is shown in [3] that majority multiplexing can be further optimized by
sharing one restoration stage among multiple executive stages. Let L be the number of
executive stages that share a restorative stage. The value of L, impacts the reliability of
the system, and there is a lower bound on it based on the desired system reliability. For
a system with M multiplexing factor and L executive stages for one restoration stage,
the replication factor is ((L + 1)/L) × M . We have to note that the total area overhead
is larger than the replication factor when considering the wiring area required by the
randomized interconnects, particularly when M is large.
3. Design Structure
Rollback recovery has been widely used for large block sizes with coarse-grained recovery,
typically at the processor level [13, 14, 15]. In this section we design a Fine-grained
rollback technique that can tolerate higher fault rates than previous rollback techniques
and achieve highly reliable system. Later in this section, we show how the block
size eﬀects the reliable system design and why small blocks (i.e. at logic-level size) are
essential.
This ﬁned-grained rollback design has a two-level hierarchical structure, as shown
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This ﬁgure shows a multiplexed unit to implement a reliable unit
using von Neumann multiplexing technique.

in Figure 3. At the base, the system is partitioned into ﬁne-grained blocks called
Detection Blocks. Each detection block has an embedded fault detection circuit to
guarantee detection of a certain number of errors inside the block. At the next level
the detection blocks are clustered to form a Rollback (or RB for short) Block. Each RB
block guarantees the correctness of its output signals by performing rollback operations.
Once a detection block inside an RB block signals an error, all the blocks inside the RB
block stop their normal processes and the RB block rolls back, meaning it returns to a
previously error-free state, recovers the inputs which arrived subsequent to that state,
and repeats the aﬀected operations to generate the correct result.
The interconnects between the RB blocks are Buﬀered Connections that are
designed to facilitates relatively independent operation ﬂow between the RB blocks;
i.e. the buﬀered connection provides buﬀer capacity between RB blocks, allowing an
RB block to continue while an adjacent RB block is in rollback mode.
The above building blocks: Detection Block, RB Block, and Buﬀered Connections
are developed in detail in the rest of this section.
3.1. Detection Block
The detection block consists of the logic circuit block protected with enough redundant
data to make errors in the logic circuit identiﬁable. A checker circuit follows the original
circuit block and the redundant logic circuitry to detect any error at the output signals
of the logic circuits. The main idea behind error detection is to compute redundant
data concurrently with the main computation and compare the main and the redundant
output signals, detecting any error in the main computation (Figure 4). There are
many diﬀerent ways to generate the extra information to protect the main block [16];
e.g. parity signals, error correcting codes, and logic replication.
Here we use a simple error detection technique, Replication with Comparison. It
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This ﬁgure shows an RB block consisting of detection blocks.
The inputs of the RB block are buﬀered connections which use majority voter
circuits for reliability.

Figure 4. The checker compares the outputs of the main and extra logic and

reports the error to the reliable controller.

consists of multiple (R) independent copies of the main logic block, followed by a checker,
which detects any disagreement among the copies of the logic block. We select R based
on the device fault rate, Pf , and the desired FIT rate.
The Replication with Comparison technique is a general-purpose structure and
does not demand any special design speciﬁcation, while design-speciﬁc alternatives may
provide more lightweight and less expensive solutions. In the present article we show
that even with this basic and non-optimized detection scheme the rollback recovery will
require less overhead than feed-forward fault-tolerant technique. The area overhead can
be further reduced by using more optimized detection techniques, such as a multiple
parity scheme [16], as long as the encoder and the decoder take small area and short
delay.
If the checker block is equally error prone as the logic blocks then the checker needs
to be protected as well (See Figure 5). Replicating the checker block and reporting an
error when any of the checker block copies reports an error decreases the probability
that errors in the checker will go undetected.
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Figure 5. This ﬁgure shows a detection block. It consists of two copies of logic

block followed by two copies of checker blocks.

Signals
ai  s
OR(ai )
AND(ai )
AND(OR(ai ),AND(ai ))

Values
all 0 all 1 mixed
0
1
1
0
1
0
0
0
1

Figure 6. Shows the truth table of the checker block logic. The checker block
reports any disagreement among the inputs, ai  s. The inputs ai  s are R copies
of an output signal from a logic block. If all of the inputs hold the same value,
the outputs of the and and or will be the same, otherwise the outputs of the
and and or signals will be complements of each other. The last row of the
table shows the error indicator function; on detecting and error, it holds the
value of “1”.

A checker design which can detect any disagreement between R copies of the logic
block is simple. It basically computes the and and or functions of the R copies of each
logic block outputs. If the R signals are identical then the and and or functions of
those signals have the same value. However if there is any disagreement between the
signal values, the and function holds “zero” and the or function holds “one”. This is
illustrated in Figure 6 by a truth table. This implementation of the checker is minimal
for the nanoPLA structure and other two-level implementation as will be shown in
Section 4.
A detection block is the combination of the R copies of logic blocks with the R
copies of checker blocks. The structure of the detection block is shown in Figure 5 for
R = 2. In this example each detection block detects any single error and most cases
of multiple errors inside the block. For any value of R, each detection block detects
any R − 1 errors and most cases with greater number of errors. One important feature
of this design is that the checker blocks are placed oﬀ the normal computational path,
hence the latency of the checker block does not add to the latency of the normal system
operation; checker latency only eﬀects the operational latency when an error is detected.
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3.2. Rollback Block
When an error is detected in one of the detection blocks inside an RB block, the control
circuit stops the computation of all the detection blocks inside the RB block and forces
the RB block to repeat the aﬀected process and generate the correct result. The control
circuit guarantees the correctness of the rollback ﬂow and uses the result of the checker
block to switch the block operation between rollback and normal modes. The correctness
of the system ﬂow depends on the reliability of the control circuit, and therefore the
control circuit must be designed with higher reliablility. For example we can implement
the control circuitry with reliable, coarse-grained CMOS even when otherwise using
nano-scale sublithographic devices for the compute block. The reliable devices take
greater area but since the control circuit is a small fraction of the detection block, its
area overhead is negligible compared to the area of the compute blocks.
When an error is detected, the reliable controller stops the normal operation of the
circuit, resets the pointer of the input buﬀer to the input data associated with the last
correctly retired output, and recomputes the operation from that state to recover the
corrupted data. How far the inputs roll back depends on the depth of the RB block and
the latency of the logic blocks and checker blocks.
Figure 7 illustrates the latencies of diﬀerent parts of an RB block that eﬀect the
rollback design. When an error is detected, the detection is delayed by the checker block
latency (Dc cycles). Furthermore the data needed to recover the erroneous computation
may have come from the RB block inputs after multiple levels of the logic block latency;
e.g., Figure 7 shows a case where the error is detected 3 levels deep in the block and
each level has delay of Dl cycles. So the inputs should rollback for 3 × Dl + Dc + 1
cycles (with one extra cycle being for the reliable controller to perform the feedback).
In general the inputs of the RB block must be registered to support correct rollback
operation for the following number of cycles:
DR = DepthRB × Dl + Dc + 1

(1)

where DepthRB is the number of levels in the RB block (Figure 7). Therefore we need
a DR -deep buﬀer for any of the RB block inputs. We call these DR buﬀers: Rollback
Buﬀers
The system runs fully pipelined at high throughput until an error is detected. Then
the system freezes and spends a relatively long time (i.e. DR = DepthRB × Dl + Dc + 1)
recovering from the error. Although this situation happens infrequently, it can have a
severe impact on the system throughput. In the next section we describe how streaming
buﬀer interconnects reduce the impact on the system throughput.
3.3. Streaming Buﬀer
When an RB block stops to rollback, the other RB blocks in the system must also stop
due to the data dependencies between the blocks. Consequently the system throughput
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A simple structure model designed with buﬀered connections
between RB blocks.

drops to zero whenever any of the blocks is in rollback mode. In large systems with
many RB blocks, this can potentially cause high throughput loss.
In order to avoid much of this throughput loss in large systems, we use streaming
connections or Streaming Buﬀer between the RB blocks. The Streaming Buﬀers allow
most of the RB blocks to continue their normal process while some of them are in
rollback mode. Note that the Streaming Buﬀer are extra buﬀers added to the required
Rollback Buﬀers of size DR (Equation 1). For example, if a Streaming Buﬀer of depth
Ds is embedded at the inputs of an RB block, then the total depth of the buﬀer at the
inputs of this block is Ds + DR .
To build intuition on how the streaming buﬀers prevent throughput loss, we consider
a simple chain structure as an example (See Figure 8). This structure is also considered
in [2] and [3]. It is a chain of L levels of RB blocks separated by an adequate number
of buﬀers. Speciﬁcally let us consider a simple scenario that reveals the improvement
in throughput due to the streaming buﬀers. Assume some errors are detected inside
the Lth and the 1st RB blocks and they start the rollback process at time t1 and t2
respectively (Figure 9). If the rollback time takes DR cycles, in the case of no streaming
buﬀer the system is idle for 2 × DR cycles. Therefore the system throughput during t1
to t3 is (t3 − t1 − 2 × DR ) / (t3 − t1 ).
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Figure 9. This is a timing diagram of the system. It shows a simple scenario

where the streaming buﬀer can improve throughput. The Lth block detects an
error at time t1 and stays in rollback mode for DR cycles, then the 1st block
detects an error at time t2 and switches to rollback mode.

In the presence of streaming buﬀers the blocks before the Lth block continue their
normal process while the Lth block is in rollback mode from t1 to t1 + DR and the
data is stored in the intermediate buﬀer between the L − 1st and the Lth blocks. Later
when the ﬁrst block is in rollback mode during t2 to t2 + DR the Lth block continues
its normal process by consuming the saved data in the buﬀer between the (L − 1)st
and the Lth blocks. Therefore the total throughput loss is only DR cycles, and the
throughput during this period is (t3 − t1 − DR ) / (t3 − t1 ). The streaming interconnects
allow the blocks in the chain to run more independently and therefore, as you can see,
the ﬁnal throughput of (t1 − t3 − DR ) / (t1 − t3 ) is the same as the average throughput
of a single block. That is, the streaming buﬀers reduced the throughput loss by half in
this example. Section 6 uses a simulation to estimate the best depth of the streaming
buﬀers, Ds , to achieve acceptable throughput with reasonable area overhead.
3.3.1. Reliable Buﬀered Interconnect
Each buﬀered interconnect consists of two parts: Streaming Buﬀer and Rollback Buﬀer,
each similar to a shift register of length Ds and DR respectively. Figure 10 shows how the
two shift registers are connected to generate the buﬀer structure. In normal operation
mode the data ﬂows through the Streaming Buﬀer. One new data value is shifted into
the streaming buﬀer from the previous RB block and one data is shifted out to the next
RB block. As long as both the previous and the next RB block are in normal operation
mode, the number of data elements in the streaming buﬀer stays the same. The number
of data elements in the streaming buﬀer can be anything from 0 to Ds − 1.
If the next block detects an error and starts the rollback operations, it will stop
consuming data from streaming buﬀer and will start consuming the data from DR cycles
ago which is stored in rollback buﬀer. During the period that the next RB block is in
rollback mode, the previous RB block continues generating data and storing them in
the streaming buﬀer until it ﬁlls up.
The streaming and reliable buﬀers are each composed of a chain of buﬀer elements
shown in Figure 11. Each buﬀer element consists of a register and a multiplexer

Fault Tolerant Sublithographic Design with Rollback Recovery

13

Streaming Buffer
(Ds buffers)
From the output
of the previous
RB block

Ds-1

M
U
X

2

1

-1 -2 -3

0

M
U
X

To the input
of the next
RB block

-DR

Rollback Buffer
(DR buffers)

select

Figure 10. This ﬁgure shows a simple block diagram of a buﬀered connection.

Each buﬀered connection consists of two parts: the rollback buﬀer and the
streaming buﬀer. The numbers on the buﬀer elements represents the order of
the data, “0” representing the data currently being processed in the RB block
following the buﬀer. Each of the buﬀer elements in the Streaming buﬀer or
Rollback Buﬀer has structure similar to Figure 11.
sel
Clock
in

Register
MUX

m_out

out

Figure 11. This ﬁgure shows a simple block diagram of a buﬀer element.

(Figure 11). The multiplexer allows either the new input or the current value into
the buﬀer. If the buﬀer is in shift mode, the multiplexer selects the new input value,
which replaces the current value. If the buﬀer is in keep mode the multiplexer selects
the current value and the current value will be restored.
The data coming out of the buﬀered connections into the RB block must be
correct. To guarantee the correctness of the buﬀered connection data, an error correcting
technique is embedded in the buﬀers.
For simplicity and consistency with the error detection technique in the logic blocks
we use the majority voting scheme for error correction in the reliable buﬀer. In this
scheme multiple copies of the data are stored and a voter circuit following the multiple
copies determines the majority among these copies. This scheme needs large data
redundancy (i.e. minimum of 3) but the encoder (replicator) and the decoder (voter
circuit) are relatively cheap when the replication factor is small.
We call the replication factor for each buﬀer element Rbuf . The minimum Rbuf for
majority voting is 3 and it grows for high fault rates. The voter circuit receives all the
Rbuf copies of buﬀer element. It computes the majority of the Rbuf input signals. This
is the value of at least (Rbuf /2 + 1) of the inputs.
If there were a single voter circuit for every Rbuf copies of the buﬀered data,
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This ﬁgure shows how the reliable voters are structured and
connected to separate replicas of logic blocks in each detection block.

the voter circuit would be a single point of failure and the reliability bottleneck; the
reliability improvement achieved by multiple copies of buﬀer element will be wasted.
To prevent this eﬀect, the computation of the voter circuitry must also be protected.
Therefore similar to the logic blocks the voter circuit is replicated into R copies and the
correctness of the results is veriﬁed by checker blocks following them. When a checker
block identiﬁes a disagreement among the voter results, the recovery process is similar
to the case when an error is detected in a logic block; that is, the process of the following
RB block is stopped, and the voter circuits repeat the operation to identify the correct
value of the majority of the incoming signals from the buﬀered connections.
3.4. Block Size
Key parameters in rollback system design are the detection block size and RB block
size. The detection block aﬀects the likelihood of detecting transient faults and, hence,
determines the reliability of the system. The RB block size controls the latency of
rollback and the rate at which rollback occurs and, hence, is largely responsible for
determining the throughput of the system. By treating the detection and RB block sizes
independently, we can separately engineer the system for reliability and performance.
Both block sizes eﬀect the overhead in the system.
As we will see in Section 5 the reliability of a detection block for a ﬁxed device fault
rate depends on the replication factor and the block size. Larger replication factors
and smaller block sizes increase the reliability of the detection block. Therefore for
a ﬁxed reliability target and device fault rate, we have to limit the detection block
size to keep the required replication factor small. Nevertheless interconnect locality,
ﬁxed block overheads, and reliable control circuitry make the smallest block sizes (e.g.
single Pterms or even Pterms with only two inputs) ineﬃcient [17]. Therefore there is
a practical lower bound on eﬃcient block sizes. The area minimizing block sizes for
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various nanoPLA designs is shown in [17]. These eﬃcient designs have ﬁne-grained
block size (i.e. logic-level). Here we try to design the rollback system where the size of
the detection blocks is close to this eﬃcient size.
The RB block size aﬀects the throughput and area overhead of the rollback system.
The impacts of the RB block size are summarized in the following categories:
(i) In rollback mode, the operation of the block will be recomputed. The main part of
the rollback latency is the latency of the main block, which was shown in Equation 1.
Small block size, or more speciﬁcally small block depth, DepthRB , helps keep the
rollback latency short and, in turn, keeps DR small.
(ii) The larger the block is, the higher the probability of transient fault occurrence in the
block, and therefore the higher rollback frequency. If the device failure probability
is Pf and the block has N devices, the block fails with the probability below if we
ignore fault masking.
PRB = 1 − (1 − Pf )N

(2)

When N × Pf  1, the failure probability is approximately N × Pf , and we see
that rollback frequency grows linearly with the size of the block.
(iii) The RB block size also aﬀects the area overhead; but in diﬀerent directions. Larger
block size results in smaller area overhead by reducing the number of buﬀered
connections. Large blocks tends to enclose connections between the detection
blocks inside it, thus reducing the number of inter-RB-block connections which
are implemented in buﬀered connections.
As you can see, the ﬁrst two eﬀects above favor small RB block size to achieve high
system performance, while the last one favors large RB block size to reduce area
overhead; this suggests the RB block size selection provides a tradeoﬀ between area
and time. When fault rates are low, we can employ large RB block sizes to minimize
area overhead, but as fault rates increase, the RB block sizes must decrease to maintain
performance, at the cost of additional area overhead. Section 6 quantiﬁes this tradeoﬀ.
Note that the optimum size of the RB block is much larger than the detection
block size. This is the main motivation for designing ﬁne-grained rollback system in two
hierarchical levels with two diﬀerent block sizes. We can have larger RB blocks which
amortize the overhead of streaming inputs without decreasing reliability or increasing
error detection overhead.
4. nanoPLA Implementation
In this section, the implementation of the ﬁne-grained streaming rollback design will
be demonstrated on a nanoPLA substrate. Before going into our rollback design
implementation on the nanoPLA architecture, a brief overview of this architecture will
be shown here; a more detailed description of this architecture is available in [12].
The nanoPLA architecture is similar to the conventional PLA (Programmable Logic
Array). Each nanoPLA block realizes a two-level logic circuit (i.e. sum of products).
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Figure 13. This shows a functional view of a NanoPLA block [5].

A functional view of a nanoPLA block is shown in Figure 13. The inputs enter the
and-plane. This plane generates the product terms, Pterms. The Pterms pass through
a ﬁrst restoration plane to restore their voltage level. The restored Pterms enter the
or-plane to generate the outputs of the two-level logic, or-terms. These or-terms then
pass through the second restoration plane and make the ﬁnal outputs. In each nanoPLA
block, the Pterms and the or-terms are implemented in wired-or logic using nanowires,
and the controllable junctions are diode-like switches placed at the intersection of
two nanowires [8]. The restoration elements are made of modulation doping along a
nanowire [11, 18]. NanoPLA blocks can be interconnected using nanowires. The input
nanowires enter the and-plane vertically and the output nanowires exit the restoration
plane following the or-plane (Figure 13). The same nanowires in the and- and orplanes are used to route the signals between the blocks; as a result, there is no diﬀerence
between routing and computation resources.
As explained above the nanowires operate in pairs; the nanowires in the logic plane
generate the wired-or logic and the nanowires in the following restoration plane invert
their value and restore their voltage level. We consider each pair of nanowires and
the corresponding input diode switches and the gate-controlled junction in between
nanowires as a uniﬁed element. We deﬁne the fault rate, Pf , the probability that this
uniﬁed element is erroneous. We also measure the area of our system based on the
number of nanowire pairs.
4.1. Detection and Rollback Block
The detection block developed in the previous section is implemented on the nanoPLA
substrate. Multiple logic blocks may be implemented by each nanoPLA block; each
logic block is replicated R times and followed by the checker blocks which are also
implemented in nanoPLA blocks. The checker function consists of an R-input and
function and an R-input or function and can easily be implemented in two-level logic
as described in Section 3.1. Figure 14(a) shows the checker design implemented in a
nanoPLA block with R = 3. The nanoPLA checker block needs one Pterm to implement
the R-input or function and R Pterms and one or-term to implement the R-input and
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function (Figure 14(a)). Overall a checker circuit needs R Pterms and 2 or-terms to
check the agreement between R signals, which in total takes R + 2 pairs of nanowires.
Since the checker size is relatively small the R copies may be integrated into one
nanoPLA block. As shown in Figure 14(b), the R copies of the checker takes, R×(R+2)
nanowire pairs.
The ﬁnal outputs of the checker block connects to reliable control circuitry
through a wired-or (Figure 14(b)) to generate the ﬁnal reliable feedback control signal.
That is, we want to signal a rollback when any of the checker ouputs signals an
error; the nanoscale checker outputs are wired via diode connections to a reliable,
lithographic-scale wire so that it is pulled high when any of the checker outputs is
high.
Strictly speaking

 the eﬃcient implementation shown in Figure 14(b) implements
and0 + and1 + and2 · (or0 + or1 + or2 ) rather than and0 · or0 + and1 · or1 + and2 · or2 ,
where andi ’s are the and’s and orj are the or’s; the extra cross terms should also always
be zero in a fault free case, so these additions do not cause any false rollbacks.
The detection blocks, including logic blocks and checker blocks, are clustered to
form an RB block. The interconnect signals among the detection blocks inside an RB
block are routed in the bundle of R nanowires. The interconnect signals are implemented
on the nanoPLA planes. The details of how interconnect routing can be implemented
on nanoPLA planes is provided in [12].
4.2. Buﬀer Connection
The buﬀered connection, as described in Section 3.3.1, is a chain of buﬀer elements each
consisting of a multiplexer and a register. Figure 15 shows how this can be implemented
on a nanoPLA substrate. The details of the buﬀered connection implemented on the
nanoPLA can be found in [12]. This design takes 4 pairs of nanowires per cell and
multiple buﬀer element can be implemented in one nanoPLA plane.
The voter circuit following a buﬀered connection is an or function of all the possible
(Rbuf /2 + 1)-input and gates from Rbuf signals. Therefore the number of and gates in
the voter circuit is:


Amaj (Rbuf ) =

Rbuf
(Rbuf /2 + 1)



(3)

When Rbuf is small, the above number is not very large. For large values of Rbuf ,
there are alternate options that can provide more compact implementations (as small
as O (Rbuf )) at the expense of greater checker latency, Dc . Figure 16 shows the voter
circuit for Rbuf = 3. It has 3 and gates (Pterms) followed by an or-term.
Using the above design, the number of the nanowire pairs required for a buﬀered
connection of depth DR + Ds including R copies of the voter circuit is:


Abuﬀer + Avote = Sizebuf × (DR + Ds ) × Rbuf + R ×

Rbuf
(Rbuf /2 + 1)



where Sizebuf is the number of nanowire pairs in one buﬀer element which equals 4.
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Figure 14. (a) This ﬁgure shows the checker block implemented with nanowires.

As you can see from this example the nanoPLA checker block takes R + 2
(R + 2 = 5 in this example) nanowire pairs. (b) This ﬁgure shows how the R
copies of the checkers integrated with the thin slice of reliable lithography-scale
circuitry.

5. Reliability and Area Analysis
In this section we analyze the area and reliability of our fault tolerant approach. The
main goal in this section is to determine how large the replication factor must be to
achieve a desired FIT rate. To do so, this section is organized as follows: we ﬁrst
compute the undetected error probability of the system using a bottom-up approach;
i.e., we compute the undetected error probability of the building blocks of the system
from the base-level detection block, to RB block, to the complete system. Once we have
the undetected error probability of the system and know the system frequency, we can
compute the expected number of undetected errors in one billion operation hours, which
is the FIT rate of the system.
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This ﬁgure shows a shift register element implemented with
nanowires. The schematic view of this design is shown in Figure 11. The
m out signal is an intermediate signal (output of the MUX), which is routed
into the input plane to generate the ﬁnal output signal. This implementation
needs 4 pairs of nanowires.
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Figure 16. This ﬁgure shows the voter circuit for redundancy factor Rbuf = 3,

designed with nanoPLA.

5.1. Error Probability of a Detection Block
To compute the undetected error probability of a detection block, we ﬁrst have to
compute the error probability of its building blocks: logic blocks and checker blocks.
Here we consider each logic block as the logic cone of each output signal. The logic
cone of an output signal is the set of all the logic elements required to generate the
output signal and therefore is the only part inﬂuencing the output signal.
With a conservative estimate, an or-term (an output signal of a logic block in
the nanoPLA architecture) has an erroneous result if any element inside the block
is erroneous. It is conservative since it does not consider the eﬀects of any kind of
error masking, e.g. logic masking, electrical masking, or latching-window masking [19].
Logic masking is when the error might not propagate to the output because a gate on
the path is not being sensitized to facilitate the propagation. Electrical masking is when
an error is attenuated passing through multiple gates on the path to the output. Finally
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latching-window masking is when the fault eﬀect reaches the output but the latch is not
open to store the erroneous value.
Using this conservative assumption, any fault in the logic block will result in an
error in the or-term signal. Therefore the probability that an or-term has an erroneous
value is:
Por

err

= 1 − (1 − Pf )Nlogic

(4)

Where Nlogic is the size of the logic cone of the or-term. With a similar calculation the
error probability of a checker block is:
Pcb

err

= 1 − (1 − Pf )R+2

(5)

Where R + 2 is the size of the checker block as shown in Section 4.1.
Now that we know the error probability of building blocks of a detection block, we
can compute the probability of an undetected error in a detection block. In a detection
block with R copies of a logic block and R copies of a checker block, an erroneous orterm is undetected under two scenarios: First, when all the R copies of the or-term are
erroneous and all the checker blocks are correct, in this case no disagreement among the
or-term copies can be detected. Second, when at least one of the or-term copies are
erroneous but all the R checker copies are erroneous and fail to detect the error. These
two cases generate the undetected error probability of a detection block as below:
Pdet

block und err

= (Por

R
err )

× Pcb

crr

R



+ 1 − (Por

R
crr )



× (Pcb

R
err )

(6)

Note that Por crr and Pcb crr are the probability that an or-term signal or a checker
block is correct, these are the complement of Por err and Pcb err respectively, which are
computed in Equations (4) and (5).
Remember that the reliability of the voter circuitry following each buﬀered
connection at the input of an RB block is provided by replication of the checker circuitry.
Therefore the voter circuitry generates an undetected error in the same scenario as a
logic block in a detection block does: (1) When all the R copies of the voter circuitry are
erroneous, which results in identical erroneous output signals, and all the checker copies
are correct. (2) When at least one of the R copies of the voter signal is incorrect but
all the checker copies fail to detect the erroneous voter circuit copy. This probability is
similar to Equation (6):
Pvote

block und err

= (Pvote

R
R
err ) ×Pcb crr +



1 − (Pvote

R
crr )



×(Pcb

R
err )

(7)

Pvote crr and Pvote err are the probabilities that a voter circuit is error-free or
erroneous, respectively,
which is essentially the same as a logic block’s with Nlogic =


Rbuf
nanowire pairs.
(Rbuf /2 + 1)
5.2. Undetected Error Probability of an RB Block
Each RB block includes a number of detection blocks. It also includes a number of voter
blocks following any incoming buﬀered connection. An RB block has an undetected error
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in it if any of its detection blocks or the voter blocks has an undetected error. Therefore
the undetected error probability of an RB block with B detection blocks and I inputs
is:
Prb



block und err

= 1 − (1 − Pdet

B
block und err )



1 − (1 − Pvote

I
block und err )



Note is used here to denote a probability union calculation, where we avoid counting
the overlap probability twice; that is:
A



B ≡A+B−A·B

(9)

5.3. Buﬀered Connection Reliability
The error probability of a buﬀer element depends on the number of consecutive cycles
that a buﬀer element holds a single logic value in the system and therefore it is
susceptible to errors. In order to have a realistic estimate on the number of consecutive
cycles that a buﬀer element holds a single value, we simulate the performance of the
system. This simulation is explained in Section 6 for the same chain structure introduced
in Section 3. The error probability that a buﬀer element has an erroneous value in a
single cycle is:
Pbuf

elem err per cycle

= 1 − (1 − Pf )Sizebuf

(10)

where Sizebuf is the number of devices in one buﬀer element. Once we have the
maximum number of consecutive cycles that a buﬀer element holds a single value, we
can compute the error probability of a buﬀer element as below, where c is the number
of those cycles:
Pbuf

elem err

= 1 − (1 − Pbuf

c
elem err per cycle )

(11)

A protected buﬀer element with replication (Rbuf ) has an undetected error when the
number of erroneous replicas are more than half of the replication factor (Rbuf ), and
therefore the majority computes the wrong value. This probability is written below:
Rbuf

Pbuf

und err

=



i=Rbuf /2



Rbuf
i



Pbuf

elem err

i

(1 − Pbuf

Rbuf −i
(12)
elem err )

5.4. Undetected Error Probability of the Complete System
The undetected error probability of the system will be computed similarly to the
undetected error probability of an RB block. There is an undetected error in the system
if there is an undetected error in any of the RB blocks of the system or any of the
buﬀered connections of the system. An undetected error in an RB block results from
an undetected error in its constituent detection blocks, and an undetected error in a
buﬀered connection results from an undetected error in any of its constituent buﬀer
elements. Therefore we can conclude that any undetected error in the system results
from either an undetected error in any of the detection blocks or the buﬀer elements of



(8)
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the system. In a system with the total of SD detection blocks and SB buﬀer elements,
the probability that the system has at least one undetected error is:
Psys



und err

= 1 − (1 − Pdet

SD
block und err )



1 − (1 − Pbuf

SB
und err )



(13)

Equations (4) through (13) develop the undetected error probability in the whole system.
Once we have the undetected error probability of the whole computation and having
the system frequency, we can compute the FIT rate of the system, which is the number
of undetected errors in 109 hours of system operation:
F IT = Psys

und err

× 109 × System Frequency

(14)

Later in this section, using the above analysis, we show the required replication
factor of R for a sample system speciﬁcation. The complete area overhead including the
buﬀered connections will come in the following section, at Section 6.
5.5. Redundancy Analysis
Using the above analysis, we show the required replication to achieve the desired FIT
rate for a sample system. In this section we focus on the logic replication factor R and
compare this value with a feed-forward fault tolerant approach. The detailed complete
area overhead analysis including the buﬀered interconnect will be shown in the next
section.
In order to use the equations (4) through (13), we have to specify the following
system parameters:
• Nlogic , logic block (logic cone) size: The logic block size depends on the design
substrate. For the nanoPLA architecture model, we identify the eﬃcient logic
block sizes for permanent defect tolerance in [20]. In [20] we bound the mapping
redundancy for defects by limiting the fanin size of each or-term. From the
experiments in [17], we see that a logic block size of Nlogic = 16 achieves compact
systems close to the minimum size. Here we keep the same Nlogic = 16 in our
analysis since it is small enough to minimize the replication factor, R, as explained
in Section 3.4.
• SD , the system size: The value of SD , the number of detection blocks in the system,
can be computed from the total number of devices in the system, Nt , divided by
the size of a detection block. The size of a detection block is R × (Nlogic + (R + 2)),
consisting of R logic blocks and R checker blocks. Estimating the number of devices
in the system built on the nanoPLA substrate, excluding the buﬀered connections,
around Nt = 1012 , the number of detection blocks in the system would be:
SD = Nt /(R × (Nlogic + (R + 2)))
= 1012 /(R × (16 + (R + 2)))
The size of SB , the number of buﬀer elements in the system, is determined through
the simulation described in Section 6.
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• The system frequency: The system runs at 10 GHz frequency, which is a reasonable
expectation for future system design.
• Desired FIT rate: The desired FIT rate in this example is 360. With the above
system frequency of 10 GHz the undetected error probability for the system will be
Psys und err = 10−20 .
• Pf , device failure rate: The device failure rate, ranges from 10−32 to 10−7 similar
to previous studies [3, 6].
We compare our rollback recovery results with feed-forward recovery results of [3]
(reviewed brieﬂy in Section 2.4). In [3] the analysis was done for system reliability rate
of 90%. Here we perform the calculation in [3] with the new Psys und err = 10−20 (for
FIT=360, and system frequency of 10 GHz), which is much lower than the 10% target
used in [3].
Figure 17 plots the value of R for diﬀerent values of Pf . These curves compare
the replication factor of rollback recovery and feed-forward recovery. For fault rates
smaller than 10−32 the system with no protection satisﬁes the system reliability goal
of (1 − 10−20 ). For higher fault rates just above 10−32 (left side of the graph) the
rollback recovery has a replication factor of 2 (the minimum replication factor for error
detection) and the feed-forward recovery has a replication factor of 3 (the minimum
replication factor for Majority Multiplexing feed-forward recovery technique as described
in Section 2.4). As the fault rate increases the gap between the rollback and the feedforward technique increases. The gap starts to grow dramatically for Pf larger than
10−18 . The feed-forward replication factor grows to almost an order of magnitude greater
than rollback recovery for Pf ≥ 10−9 .
In this section we analyzed the replication factor of the rollback technique and
demonstrated that the rollback recovery technique requires about one order of magnitude
lower replication factor than feed-forward recovery technique. In the next section we
see how the complete area including the checker and the buﬀered connections compare
against feed-forward recovery technique. We also estimate the system throughput and
see how rollback impacts the system performance.
6. Simulation and Comparison
In this section, we simulate our proposed reliable technique in the presence of random
transient faults with various fault rates. We measure the system throughput and
demonstrate the complete area overhead including the checker blocks and the buﬀered
connections area. There are two variable parameters in our system speciﬁcation that
need to be speciﬁed to achieve the desired area-time tradeoﬀ: the RB block size and the
streaming buﬀer depth. The RB block size, as explained in Section 3.4, has two diﬀerent
eﬀects on the system: First, larger RB block sizes, enclose more interconnects inside
them and therefore reduce the total number of buﬀered connections in the system. As a
result larger RB blocks allow compact system implementation. The second phenomenon
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Figure 17.

This graph compares the replication factor of rollback
and feed-forward recovery. The feed-forward recovery data is from the
majority-multiplexing shown in [3]. In their analysis the system reliability
goal is 90%.
We recomputed their results for a system reliability of
Psys und err = 1 − 10−20 , which is equivalent to a FIT of 360 used for our
system speciﬁcations.

has the the opposite eﬀect; larger RB blocks tend to have more logic levels in the block,
which increases the rollback latency, and a higher frequency of rollbacks. Therefore
using smaller RB blocks results in higher system performance. In our simulation we will
ﬁnd the best RB block size which balances these eﬀects to minimize the area overhead
and maximize the system throughput.
In order to meaningfully estimate the number of interconnects and the number
of logic levels in an RB block, we tune our estimation with the toronto20 benchmark
set [21]. We map the designs in this benchmark set to nanoPLAs using a logic block
size, Nlogic , of 16. Figures 18 and 19 show the results of this mapping. Figure 18 shows
the number of primary inputs and outputs of a design as the function of the design size
in Pterms. In this ﬁgure, each data point represents a design from the benchmark, and
the trend shown is a ﬁtted Rent’s Rule [22] curve (i.e. IO = c · (Nblocks )p ) to the data
points. Similarly, Figure 19 shows the logic depth of a design as the function of the
design size. The data points represent the designs from the benchmark and are ﬁtted
to a logarithmic curve. In our simulation, we use the ﬁtted curves from Figure 18 and
Figure 19 to estimate the number of buﬀered connections at the boundary of an RB
block or the number of logic levels in an RB block respectively.
We simulate the throughput of the system on the chain structure introduced in
Section 3.3. The building blocks of the chain are RB blocks and the length of the chain
is 100 blocks. This is the same structure that was used in [3] to estimate redundancy
factors required in the feed-forward approach.
The rest of the system parameters are the same as the previous section: Nt = 1012 ,
the system frequency is 10 GHz, and the FIT rate is 360.
During the simulation, random faults are injected into the system with probability
of Pf . For each Pf we use the simulator to examine a range of RB block sizes and
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This graph shows the number of primary inputs and outputs
(IO) versus the number of Pterms in a design. The data is from toronto20
benchmark set implemented on nanoPLA substrate with logic block size of 16.
The curve shows the exponential function ﬁtted to the data points, which is
IO = 3.2 × (P terms)(0.51)
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Figure 19. This graph shows the depth of the design in the number of nanoPLA

planes, versus the number of Pterms in the design. The data is from toronto20
benchmark set implemented on nanoPLA substrate with logic block size of
16. The curve shows the logarithmic function ﬁtted to the data points. This
function is Depth = 0.92 log10 (P terms)

pick the best RB block size. For each RB block size we compute the area overhead and
simulate the system throughput; this operation starts with the streaming buﬀer depth
Ds = 1, and if the throughput is not high enough, increments Ds by one for each trial
until the desired throughput is achieved. Here we set our throughput threshold at 98%
for ≤ 10−9 , and 90% for > 10−9 (i.e. we add buﬀers until the throughput is at least
98% (or 90% for > 10−9 ) of the throughput of the fault-free case). Table 2 shows the
RB block sizes which achieve the minimum area overhead while keeping the throughput
above 98% (or 90% for > 10−9 ). Table 1 shows the required streaming buﬀer depth to
achieve the throughput target.
The RB block size and transient error rates determine the probability that each
RB block detects an error and rolls back and, consequently, determines the throughput
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sustainable by the RB block. Table 2 shows the probability that an RB block detects
an error (Pdetect ). For each Pf the RB block size is made small enough to keep Pdetect
low while not increasing the area overhead unpractically large. We observed that for
low Pdetect , small streaming buﬀer depth is required (e.g. Ds = 1) while larger Pdetect
demands larger streaming buﬀer depth. The system needs the minimum of Ds = 1 to
achieve high system throughput even for smaller fault rates. With no buﬀering, a single
rollback stalls all the logic on the chip; however, the elasticity provided by even the
minimum size Ds limits the impacted number of RB blocks. For example, let Ds be
1, and the rollback latency (DR ) be 4 (which is the minimum rollback latency). Then
if the ith RB block detects an error and stops to rollback at time t, the rollback wave
expands to the i − 4th RB block over the period of 4 cycles, such that, the i − 1st block
run for one more cycle after cycle t, ﬁlling up the single streaming buﬀer following that
block and stopping at cycle t + 1. The i − 2nd block runs for another cycle, ﬁlling up the
single streaming buﬀer following this block and stopping at cycle t − 2. This continues
until the i − 4th block stops at t + 4, after ﬁlling up its following streaming buﬀer.
The ith block had zero throughput from cycle t to t + 4, however, 4 data elements are
stored in the 4 streaming buﬀers distributing over 4 stages. So if any block preceding
the i − 4th stage detects an error and stops to rollback in the future, the 4 data element
will be consumed by the following blocks, preventing these downstream blocks from
sitting idle for another DR cycles, the same eﬀect that was shown earlier in Section 3.3.
Consequently, this minimum buﬀering guarantees that RB blocks further away in the
chain are not impacted by this failure; if we see only one rollback occurring at a time,
only the few RB blocks immediately adjacent to the eﬀected RB block stall, while the
majority of RB blocks continue their operation.
We observed the following interesting eﬀect of the streaming buﬀer depth and the
rollback block size on the system throughput: The simulation shows that the impact of
RB block size on the throughput is stronger than the depth of the streaming buﬀers.
This means that in a nominal design, reducing RB block size yields a larger throughput
improvement than increasing the depth of the streaming buﬀers between the RB blocks.
Therefore to achieve high throughput and keep area overhead low, it is more beneﬁcial
to minimize the RB block size and use the minimum required streaming buﬀer depth.
Note that the RB block size reduces to 300 detection blocks, or 188000 Pterms, by
Pf = 10−7 ; these results show how the strong dependence of RB block size on device
fault rate drives us to ﬁne-grained rollback blocks for designs at these fault rates. We also
note that, even at this high transient fault rate and relatively high rollback overhead,
the RB block size does not reduce to a single detection block, underscoring the value of
keeping the detection block size separate from the RB block size (Section 3.4).
6.1. Area and Throughput Simulation Results
The areas determined from the simulation are plotted in Figure 21. Figure 21 shows
the replication factor, R, and the total area overhead of the rollback recovery technique.
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log (Pf ) ≤-16 -15 -14 -13 -12 -11 -10 -9
Ds
1
1
1
1
1
1
2
2
Rbuf
3
5
5
5
5
5
7
7

27
-8
3
9

-7
3
9

Table 1. This table shows the depth, Ds , and the replication factor of buﬀered

connections, Rbuf .

The ﬁgure also plots the replication factor of the feed-forward technique for comparison.
The replication factors are computed as explained in Section 5.5. The total rollback area
overhead curve includes the complete area of the RB blocks and the buﬀered connections.
Figure 20 plots the throughput of the system. As you can see for Pf ≤ 10−9
the impact on the throughput is almost negligible and for higher fault rate the drop
in throughput is less than 10%. This minimal impact on the throughput is achieved
while reducing the area required by a factor of 6 compared to the feed-forward recovery
technique.
In order to understand the area curve in Figure 21, it is helpful to understand how
the system area is distributed over diﬀerent part of the system. Table 3 summarize the
equations used to compute the area of each component in an RB block; area is calculated
in terms of nanowire pairs. Table 4 shows how the area of the system is distributed over
diﬀerent parts of the system for diﬀerent fault rates, Pf . As you can see the logic and
checker area is the dominant portion of the total system area for moderate fault rates
(Pf < 10−9 ). The buﬀered connection area (Abuﬀer ) plus the voter area (Avoter ) increase
as the fault rate Pf increases. Achieving high throughput with high fault rate, demands
smaller RB block size, and smaller RB block size results in more buﬀered connection in
the system, which also increases the overall system area. This eﬀect can also be seen
in the area curve in Figure 21. This ﬁgure shows that for Pf < 10−9 the total area is
dominated by the logic replication factor which is the minimum possible area overhead.
The area curve follows the replication curve closely. For these fault rate, we also see
a very small drop in the system throughput (Figure 20). For higher fault rates the
RB block size is reduced to prevent throughput loss. Reducing the rollback block size
however results in more streaming interconnects in the system. Therefore the buﬀered
connections start to consume a larger fraction of the total area. This fact causes the
divergence of the total area overhead curve from the replication factor curve around
Pf = 10−9 .
Figure 22 plots the area/throughput ratio for rollback recovery and feed-forward
recovery techniques. As you can see our rollback technique, not only reduces the area
overhead by up to a factor of 6, but from an area-time product point of view it is also
a more eﬃcient design.
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Figure 20. This graph shows the system throughput as the function of failure

rate, Pf .
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Figure 21. The solid curve with “+” markers show the replication factor of
the feed-forward technique from [3] with higher reliability goal of FIT=360.
The curve with “” markers is the replication factor of the rollback recovery.
The third curve with “×” markers show the total area of the rollback recovery
technique.
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Figure 22.

This graph plots the area/throughput for the rollback and feedforward recovery techniques.
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log (Pf ) RB Block Size
Pdetect
≤ −11
10000
≤ 9.3 × 10−6
-10
3500
3.2 × 10−5
-9
3000
2.7 × 10−4
-8
2500
3.1 × 10−3
-7
300
4.9 × 10−3
Table 2. This table shows the number of detection blocks in an RB block.

One RB
Alogic
Achecker
Abuﬀer
Avoter

block area in the number of nanowire pairs
R × B × Nlogic
(R − 1) × (R + 2) × B
IO × Rbuf × Sizebuf
×(Ds + DepthRB × DL + DC + 1)


Rbuf
IO ×
× Rbuf
Rbuf /2 + 1

Table 3. In Alogic the value of B is the number of logic blocks in RB blocks.

The value of Nlogic is 16 nanowires. In Abuﬀer , IO is the number of buﬀered
connections of an RB block, which is estimated by the curve in Figure 18. For
nanoPLA detection block DL = 1 and DC = 2. The streaming buﬀer depth,
Ds , is deﬁned by the throughput simulation and Table 1 shows the selected
values of Ds for diﬀerent fault rate values, generated by our simulation.

Pf Range
10(−29) − 10(−17)
10(−16) − 10(−11)
10(−10)
10(−9)
10(−8)
10(−7)

Alogic
66.56
60.85
49.75
48.40
27.88
15.28

Acheck
10.40
15.21
16.32
15.88
11.15
7.16

Abuﬀer
22.51
22.87
30.07
31.66
53.61
67.86

Amaj
0.52
1.06
3.86
4.06
7.36
9.69

Table 4. This table shows the distribution of the area over diﬀerent parts of
an RB block.

7. Summary
Reliability techniques, such as Feed-Forward Recovery, rely only on spatial redundancy.
These techniques require large area overhead as the device failure rate increases. Here
we developed and analyzed a recovery technique, Fine-Grained Rollback Recovery, that
exploits redundancy in time as well as space. This technique has lower area overhead
with negligible impact on performance for fault rates as high as Pf = 10−10 . At
Pf = 10−9 the replication factor is almost an order of magnitude smaller in rollback
recovery than feed-forward recovery. For Pf ≤ 10−9 , even the total area overhead
of rollback can be about 6 times smaller than feed-forward replication factor—and
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consequently much smaller than the complete area overhead required for a feed-forward
implementation. At these fault rates, we show that detection is best performed using
ﬁne-grained detection blocks using 88 Pterms to protect 16 logical Pterms and rollback is
best performed on larger blocks containing 450K Pterms to protect 56K logical Pterms.
Although the replication factor of rollback recovery remains relatively low for high
fault rates, the total area overhead becomes large due to the streaming buﬀers. At high
fault rates buﬀer area is the dominant area in streaming design. E.g. for Pf = 10−7 ,
the buﬀered connection takes almost 2/3 of the total area. Therefore techniques which
reduce this buﬀer overhead could oﬀer even greater area beneﬁt.
We used replication with comparison as the error detection technique because it
has compact encoder and decoder circuits and allows general-purpose analysis. The
total area overhead may be further reduced by using smarter technique, as long as the
encoder and decoder circuits remain small [16].
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André DeHon and Helia Naeimi. Seven Strategies for Tolerating Highly Defective Fabrication.
IEEE Design and Test of Computers, 22(4):306–315, July–August 2005.
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